Parametric Tiling with Inter-Tile Data Reuse

Alain Darte          Alexandre Isoard
Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon
firstname.lastname@ens-lyon.fr

ABSTRACT
Loop tiling is a loop transformation widely used to improve spatial and temporal data locality, increase computation granularity, and enable blocking algorithms, which are particularly useful when offloading kernels on platforms with small memories. When hardware caches are not available, data transfers must be software-managed: they can be reduced by exploiting data reuse between tiles and, this way, avoid some useless external communications. An important parameter of loop tiling is the sizes of the tiles, which impact the size of the necessary local memory. However, for most analyses that involve several tiles, which is the case for inter-tile data reuse, the tile sizes induce non-linear constraints, unless they are numerical constants. This complicates or prevents a parametric analysis. In this paper, we show that, actually, parametric tiling with inter-tile data reuse is nevertheless possible, i.e., it is possible to determine, at compile-time and in a parametric fashion, the copy-in and copy-out data sets for all tiles, with inter-tile reuse, as well as the sizes of the induced local memories, without the need to analyze the code for each tile size.

1. INTRODUCTION
Loop tiling is a well-known loop transformation used to improve data locality, increase computation granularity, and control the use and size of local memories for out-of-core computations. We refer to [24] for all details on its semantics, validity conditions, and code generation. It was first introduced as “supernode partitioning” [14], for a set of perfectly nested loops, as a grouping of iterations into supernodes. Supernodes are atomic (i.e., can be executed without any communication/synchronization with other supernodes except for live-in/live-out data at beginning/end of a tile execution), identical by translation, bounded, and they form a partition of the whole iteration space. Validity conditions were given in terms of dependence cones and hyperplane partitioning, which define tiles as hyper-rectangles (after some possible change of basis) and establish a link with affine scheduling and the generation of permutable loops. Today, tiling is also used for non-perfectly nested loops [5], thanks to multi-dimensional affine functions: as for the perfect case, some permutable dimensions can be used to perform tiling, even if not all instructions have the same iteration domain. Analysis and code generation may involve more complex sets, but the principles are similar.

Loop tiling can be viewed as a composition of strip-mining and loop interchange, after a preliminary change of basis. It transforms \( n \) nested loops into \( n \) tile loops iterating over the tiles, surrounding \( n \) intra-tile loops iterating within a tile. Dependence analysis and code generation for loop tiling is well-established in the polyhedral model [10], i.e., for a set of nested for loops, writing and reading multi-dimensional arrays and scalar variables, where loop bounds, if conditions, and array access functions are affine expressions of surrounding loop counters and structure parameters. In this case, loop iterations can be represented by a polyhedral iteration domain. When tile sizes are numerical constants, parametric (in terms of program counters and structural parameters) polyhedral optimizations (e.g., linear programming) can be used although loop tiling transforms \( n \) loops into \( 2n \) loops. Indeed, the image by tiling of a \( n \)-dimensional polyhedral iteration domain can be expressed as a \( 2n \)-dimensional polyhedral iteration domain, because the set of points after tiling with fixed sizes can be described by affine inequalities.

In general, parametric tiling refers to the case where tile sizes are parameters too. Parametric analysis within a tile is in general feasible as the set of points in a tile is defined with affine constraints from the tile sizes and the tile origin (first point in the tile). However, when an analysis involves several tiles, it becomes more intricate, if not unsolvable, as a priori expressing the tiled space with tile sizes as parameters induces quadratic constraints. For example, the tiling theory developed in [23], the code generation schemes of [14, 11, 6], the data movement and scratch-pad optimizations of [16, 15, 4, 3, 19] are not parametric. Recently, efficient code generation for parametric tiling [20, 13] as well as some form of symbolic scheduling for tiled codes [7] have been developed.

In this paper, we show that the exact and approximated inter-tile data reuse techniques developed in [3] can be extended to the parametric case. The trick to get around a quadratic formulation is to work with all possible tiles, not just the tiles that are part of the iteration space partitioning and whose origins belong to a lattice, but the difficulty is to make sure that exactness and correctness are maintained.

1 However, difficulties due to large coefficients are possible.
2. PREREQUISITES

2.1 Notations and definitions

Vectors are written with arrows such as \( \vec{i} \), with components \( i_1, \ldots, i_n \). The vector \( \vec{0} \) (resp. \( \vec{1} \)) has all components equal to 0 (resp. 1) and \( \vec{a} \circ \vec{b} \) is the product (component-wise) of \( \vec{a} \) and \( \vec{b} \). We denote by \( \preceq \) the lexicographic total order and by \( \leq \) the component-wise partial order on vectors: \( \vec{i} \preceq \vec{j} \) if \( i \) and \( j \) have same dimension and \( i_k \leq j_k \) for all \( k \).

We will not elaborate on how to build and interpret the different affine functions for tiling non-perfectly nested loops. To simplify the discussion and notations, we only focus on the \( n \) dimensions to be tiled. We assume that each statement \( S \) with iteration domain \( D_S \) (with iteration vector \( \vec{i} \)) is tiled, after a first affine mapping \( \vec{i} \rightarrow \vec{j} = \theta(S, \vec{i}) \), by canonical tiles whose sizes are specified by a vector \( \vec{s} \). In other words, a point \( \vec{r} \) is mapped to the tile indexed by \( \vec{T} \) where \( T_k = \lfloor \frac{r_k}{s_k} \rfloor \), or equivalently \( s_k T_k \leq \theta(S, \vec{i}) k < s_k (T_k + 1) \), for \( k \in [1..n] \). Also, we restrict to the case where both the original program and the tiled program are executed sequentially.\(^2\) Several orders of iterations in the tiled program are possible, we consider that the tiled code is executed following the lexicographic order on the 2\( n \)-dimensional vectors \((\vec{T}, \vec{j})\). The iteration domain for statement \( S \) is then:

\[
T_S = \{(\vec{T}, \vec{j}) \mid \exists \vec{i} \in D_S, \vec{j} = \theta(S, \vec{i}), 0 \leq \vec{j} - \vec{s} \circ \vec{T} \leq \vec{s} - \vec{1} \}
\]

If \( \theta \) is a one-to-one mapping between integer points and \( D_S \) is the set of integer points in a polyhedron, \( \vec{i} \) can be eliminated and \( T_S \) is also the set of integer points in a polyhedron.

**Example.** We will illustrate the different concepts and steps of our technique with the kernel \texttt{jacobi1d} from PolyBench [18], with a time loop, and tiled in two dimensions.

```plaintext
for (t = 0; t < M; t++) {
  for (i = 1; i < N; i++)
    S1: \( \theta(S_1, (t, i)) = (t, 2t + i, 0) \)
    \( D_{S_1} = \{(t, i) \mid 0 \leq t \leq M - 1, 0 \leq i \leq N - 2 \} \)
  for (j = 1; j < N - 1; j++)
    S2: \( \theta(S_2, (t, j)) = (t, 2t + j + 1, 1) \)
    \( D_{S_2} = \{(t, j) \mid 0 \leq t \leq M - 1 \} \)
}
```

The Pluto compiler [17] generates the following mapping:

\[
\theta(S_1, (t, i)) = (t, 2t + i, 0) \quad \theta(S_2, (t, j)) = (t, 2t + j + 1, 1) \]
\[
D_{S_1} = D_{S_2} = \{(t, i) \mid 0 \leq t \leq M - 1, 0 \leq i \leq N - 2 \}
\]

This amounts to shifting \( S_2 \) by 1 in the \( j \) loop, to fusing the \( i \) and \( j \) loops, as depicted in Fig. 1, then to skipping by 2 the inner loop before tiling (tiles have size \( 2 \times 3 \) in Fig. 1).

**2.2 Inter-tile reuse**

The inter-tile reuse problem we consider is the kernel off-loading with optimized remote accesses presented in [3]. A kernel is tiled and off-loaded, tile by tile, to a computing accelerator (a FPGA for [3]). Initially, all data are in remote (external) memory, while all computations are performed on the accelerator. Each tile \( \vec{T} \) consists of three successive phases: a loading phase where data are copied from external memory to local memory, enabling burst communications, then a compute phase where the original computations corresponding to the tile are performed on the local memory, and finally a storing phase where data are copied to external memory. In addition, all compute parts are done sequentially on the accelerator, following the lexicographic order on tile indices, and the same is true for loading phases (resp. storing phases). However, loads/stores can be done concurrently with computations of other tiles, enabling pipelining and execution similar to double buffering, even when some data are both read and written, thanks to inter-tile reuse. The problem is to define the loading and storing sets \( \text{Load}(\vec{T}) \) and \( \text{Store}(\vec{T}) \) for each tile \( \vec{T} \) so that a data element is never loaded from external memory if it is already available in local memory, i.e., it has already been loaded or computed (as, in this latter case, the external memory is not necessarily up-to-date). This inter-tile reuse is performed for each tile strip (subspace of tiles corresponding to inner tile dimensions). In [3], a tile strip is one-dimensional, but the technique can be applied to multi-dimensional strips. This choice however impacts the size of the local memory.

The procedure developed in [3] is based on parametric linear programming [9]. It consists in performing loads (resp. stores) as late (resp. as soon) as possible, i.e., a data element is loaded just before the first tile that accesses it, if this access is a read, and is stored just after the last tile that writes it. Among all schemes that exploit a full inter-tile reuse, this tends to reduce the size of the local memory. We illustrate this technique on the \texttt{jacobi1d} example.

**Example (cont’d).** For the tiling of Fig. 1, a 1D tile strip is vertical, indexed by \( T_1 = \lfloor \frac{t}{2} \rfloor \). To simplify explanations, we only consider the array \( A \) (the array \( B \) is not live-in of a tile strip). We compute the first operation (following the order in the tiled code) that accesses \( A[m] \), i.e., \( (t_1, t_2) = (t, i) \) and parameters \( M, N, m, T_1 \), we compute the lexicographic minimum of \( \{(T_2, t_1', t_2', k, t_1, t_2) \mid -1 \leq m - i_2 \leq 1, 0 \leq i_1 \leq M - 1, 1 \leq i_2 \leq N - 2, k = 0, \quad t_1' = t_1, t_2' = 2t_1 + t_2, 0 \leq t_2' - 2T_1 \leq 1, 0 \leq t_2' - 3T_2 \leq 2 \}
\)

The first set of constraints corresponds to reads in \( S_1 \), and specifies that \( A[m] \) is \( A[i-1], A[i], \) or \( A[i+1] \), that iterations in tiles are valid, i.e., \( (T_1, T_2, t_1', t_2', k) \in T_S \), and \( k = 0 \) expresses the third component of \( \theta(S_1, (t, i)) \). The second set of constraints corresponds to writes in \( S_2 \) (with \( k = 1 \)). The lexicographic minimum is expressed as a disjunction of

\[\{ -1 \leq m - i_2 \leq 1, 0 \leq i_1 \leq M - 1, 1 \leq i_2 \leq N - 2, k = 0, \quad t_1' = t_1, t_2' = 2t_1 + t_2, 0 \leq t_2' - 2T_1 \leq 1, 0 \leq t_2' - 3T_2 \leq 2 \}
\]

\[\{ m = i_2, 0 \leq i_1 \leq M - 1, 1 \leq i_2 \leq N - 2, k = 1, i_1' = i_1, t_2' = 2t_1 + t_2, 0 \leq t_2' - 2T_1 \leq 1, 0 \leq t_2' - 3T_2 \leq 2 \}
\]

Figure 1: \texttt{jacobi1d} kernel and skewed tiling.
cases (a QUAST [9] or quasi affine solution tree). Then, all solutions (i.e., leaves of the tree) that correspond to a write operation are removed. Here, all first accesses are reads, no simplification is needed. It remains to project out the variables $i_1, i_2, i_1, i_2, k$, to get a relation between tile index $\vec{T}$ and array element $m$, which describes Load($\vec{T}$) as a union:

$$\{m \mid 0 \leq 2T_1 \leq M - 1, 2 \leq m \leq N - 1, 1 \leq m + 4T_1 - 3T_2 \leq 3\}$$

$$\cup$$

$$\{m \mid 0 \leq m \leq 1, 3 \leq N, 0 \leq 2T_1 \leq M - 1, -1 \leq 4T_1 - 3T_2 \leq 1\}$$

The second set corresponds to loading the additional $A[0]$ and $A[1]$ for the unique tile in the tile strip that contains an iteration $(i, 1)$ on its first column (squares in Fig. 1).

As can be seen from the inequalities involved in the previous example with $\vec{s} = (2, 3)$ (and in the definition of $\vec{T}$), considering the components of the size vector $\vec{s}$ as parameters generates quadratic constraints. In other words, this formulation is inherently not linear in the tile sizes. The goal of this paper is to show that, surprisingly, the problem can nevertheless be solved, both for exact inter-tile reuse (as in the previous example) and with approximations, thus fully extending the work of [2] to parametric tiling.

### 3. DEALING WITH UNALIGNED TILES

The first key idea is to represent each tile not with its tile index $\vec{T}$ defined earlier, but with the indices $I$ of its origin (first element in the tile in the lexicographic order). The first difference is that tiles are scanned with loops with increments equal to $I$ when $\vec{T}$ is used and $\vec{s}$ when $\vec{I}$ is used. The second difference is that, when $\vec{I}$ is used instead of $\vec{T}$, the set of elements $i$ in a tile is affine in $\vec{s}$: this is the set of all $i$ such that $\vec{I} \leq \vec{i} \leq \vec{s} - \vec{I}$. In other words, parametric analysis inside a tile is possible. This representation is not new; it is used for analysis in PIPS [12][Fig. 6] and for parametric code generation [20]. Of course, the non-linearity has not disappeared yet. Indeed, the tile origins $\vec{I}$ are restricted to the lattice $L$ defined by $\vec{I} \in L$ iff $\vec{I} = \vec{s} \circ J$ for some integer vector $J$. Without these lattice constraints, the inter-tile reuse problem would be affine in $\vec{s}$. The second key idea is to show how these quadratic constraints can be ignored.

Note that, with standard conditions for tiling (i.e., when all dependence distances are non-negative along the dimensions being tiled [14]), if a tiling is valid, then any translation of it is valid too. In other words, considering all tile origins $\vec{I} = \vec{s} \circ J + \vec{I}_0$ for some vector $\vec{I}_0$ defines a valid tiling too. This has the same effect as defining the tiling from the shifted mapping $i \mapsto \alpha(S, \vec{s}) - \vec{I}_0$ for all $S$. We say that two tiles are aligned if they belong to the same tiling.

### 3.1 Exact approach with set equations

The formulation given in Section 2.2 as a linear programming optimization is one possible approach to solve the problem. It was initially formulated in [3] as set equations:

- **Load($\vec{T}$) = In($\vec{T}$) \ \{In($\vec{T}$) \ \& \ Out($\vec{T}$) \ \& \ Out($\vec{T}$) \}**
- **Store($\vec{T}$) = Out($\vec{T}$) \ \& \ Out($\vec{T}$)**

$\text{In}(\vec{T})$ and $\text{Out}(\vec{T})$ are the standard live-in and live-out sets for tile $\vec{T}$, as defined for example for array region analysis [8]. $X(\vec{I} \prec \vec{T})$ denotes the union of all sets $X(\vec{T})$ for all tiles $\vec{T}$ executed before $\vec{T}$ (lexicographic order) in the same tile strip as $\vec{T}$. Expressing $X(\vec{I} \prec \vec{T})$ from $X(\vec{T})$ is done simply by adding the constraint $\vec{I} \prec \vec{T}$ and specifying that $\vec{T}$ is in the strip where reuse is exploited. This reuse is obtained thanks to set differences. Intuitively, one would expect to subtract Load($\vec{T}$) from Load($\vec{T}$) and Store($\vec{T}$) from Store($\vec{T}$), but such recursive definitions are not usable.

We now consider all tiles, not just those whose origins belong to the lattice $L$, but all with the same $\vec{s}$. We define two relations on tiles:

$$\vec{I} \subseteq \vec{T} \mathrm{iff} \vec{I} \prec \vec{T} \mathrm{and} \vec{T} - \vec{I} \in L.$$  

$$\vec{I} \prec \vec{T} \mathrm{iff}, \text{ for some } k \in [1, n], I'_i \leq I_i \text{ for all } i < k \text{ and } I'_k \leq I_k - s_k \text{ where } n \text{ is the dimension of } \vec{T} \text{ and } \vec{I}.$$  

Their standard reflexive extensions $\subseteq \vec{x}$ and $\prec \vec{x}$ are partial orders. Fig. 2 shows all tile origins $\vec{I}$ strictly smaller (in blue) or larger (in red) than the tile origin $\vec{I}$ (in black), for $\subseteq \vec{x}$ and $\prec \vec{x}$. Tiles comparable for $\subseteq \vec{x}$ are aligned with each other. Also, when $\vec{s} = \vec{I}$, the orders $\subseteq \vec{x}$, $\prec \vec{x}$, and $\subseteq \vec{x}$ are equal.

**Property 1.** The strict order $\prec \vec{x}$ can be equivalently defined as follows: $\vec{I} \prec \vec{T} \mathrm{iff}, \text{ in the tiling induced by } \vec{I} (\text{the same is true with } \vec{P}), \text{ every point in the tile } \vec{P} \text{ is executed before any point in the tile } \vec{T} (\text{but } \vec{I} \text{ and } \vec{P} \text{ may not be aligned}).$

With tile origins, the Load/Store equations can be rewritten:

- **Load($\vec{I}$) = In($\vec{I}$) \ \{In($\vec{P}$) \ \& \ Out($\vec{P}$) \}**
- **Store($\vec{I}$) = Out($\vec{I}$) \ \& \ Out($\vec{P}$)**

The key is to show that these sets can also be defined as:

- **Load($\vec{I}$) = In($\vec{I}$) \ \{In($\vec{P}$) \ \& \ Out($\vec{P}$) \}**
- **Store($\vec{I}$) = Out($\vec{I}$) \ \& \ Out($\vec{P}$)**

This is not obvious as the difference now also involves unaligned tiles that do not belong to the same tiling as $\vec{I}$. Nicely, these sets only involve affine constraints and can thus be computed with a library such as *isl* [21]. Before proving these formulas, we first illustrate their use with our example.

**Example (cont’d).** The following Load & Store sets were computed thanks to the *isl* calculator *issc* [22] with the generic script of Fig. 3, for *jacobi_id_imper* (see Fig. 1).

$$\text{Load} (\vec{I}) = \{A(m) \mid 1 \leq m + 2I_1 - I_2 \leq s_2, s_1 \geq 1, I_1 \geq 0, m \geq 1, I_1 \leq -1 + M, I_2 \geq 2 - s_2 + 2I_1, m \leq s_1, s_2 \leq 1 \}$$

$$\text{Store} (\vec{I}) = \{A(1) \mid I_2 = 1 + 2I_1 \land 0 \leq I_1 \leq -1 + M, N \geq s_3, s_1 \geq 1, s_2 \geq 1 \}$$

$$\text{Load} (\vec{0}) = \{A(0) \mid 0 \leq I_1 \leq M - 1, N \geq 3, s_1 \geq 1, I_1 \leq -1, M \geq 1, N \geq 3, I_2 \geq 2 - s_2, I_2 \leq 0 \}$$

![Figure 2: Orders $\subseteq x$ and $\prec x$. Points are tile origins.](image)
The fact that the array $B$ appears in the Store set may be surprising as $B$ is recomputed in each tile strip (this is why it does not appear in the Load set). This is because the script of Fig. 3 considers each tile strip in isolation. To be able to remove $B$ from the Store set, one would need a similar analysis on tile strips to discover that $B$ is actually overwritten by subsequent tile strips. Then, only the last tile strip should store $B$, in case it is live-out of the program.

It can be checked (e.g., with iscc) that the set Load($\bar{T}$) above is indeed a generalization of the set Load($\bar{T}$) derived earlier for the canonical tiling with $s = (2, 3)$. This is the complete expression, parameterized by $s$, of all cases, including incomplete tiles, and even tilings obtained by translation of $L$. Note that simply changing Strip (see Fig. 3) into $\{[i_1, i_2] \rightarrow [i_1', i_2']\}$ gives 2D inter-tile reuse, i.e., in the whole space. Constraints on parameters or $\bar{T}$ can also be added as in Params, e.g., to get simplified Load/Store sets for complete tiles, or to only consider large tiles, etc.

Note however that iscc uses coalescing heuristics to simplify expressions and, depending on the constraints, the outcome can be simpler or more complicated (although equivalent). Here, replacing $s_1 \geq 0$ by $s_1 > 0$ changes the expression.

To prove that, when all sets In($\bar{T}$) and Out($\bar{T}$) are exact, it is equivalent to use $\prec$ instead of $\preceq$ in the Load/Store formulas, we define the concept of pointwise functions. This is exactly what we need to understand the problems, even more subtle in the case of approximations, related to the equality (or not) of some unions of images of sets (as in Eqs. (1) and (3) for Load, and (2) and (4) for Store). If $A$ is a set, $P(A)$ denotes the set of subsets of $A$ (sometimes also written $2^A$). Below, the function $F$ is typically a function such as Out, which maps a tile, i.e., a subset of the tile strip ($A$), to a subset of all data elements (B).

**Definition 1.** Let $A$ and $B$ be two sets, $C \subseteq P(A)$. The function $F : C \rightarrow P(B)$ is pointwise iff there exists a function $f : A \rightarrow P(B)$ such that $\forall X \in C, F(X) = \bigcup_{x \in X} f(x)$.

If $F$ and $G$ are from $C$ to $P(B)$, we write $F \subseteq G$ if $VX \in C, F(X) \subseteq G(X)$. The following identifies the "largest" $f$.

**Property 2.** For $F : C \subseteq P(A) \rightarrow P(B)$, let $F_0$ be the pointwise function defined from $f_0(x) = \cap_{Y \in C, y \in Y} F(Y)$. Then $F_0$ is the largest pointwise under-approximation of $F$, i.e., $F_0 \subseteq F$ and, if $F'$ is pointwise, $F' \subseteq F$ if $F' \subseteq F_0$. In particular, $F$ is pointwise if and only if $F = F_0$.

**Proof.** Let $X \in C$ and $y \in F_0(X) = \bigcup_{x \in X} f_0(x); \exists x \in X$ such that $y \in f_0(x)$. With $Y = X$ in the definition of $f_0$, we get $f_0(x) \subseteq F(X)$, thus $y \in F(X)$, and $F_0 \subseteq F$. If $F'$ is pointwise and $F' \subseteq F$, then $y \in F'(X)$ and $y \in F(X)$.

---

**Figure 3:** Script iscc for the Jacobi1D example.
The function Write is, by definition, pointwise, as it is the union, for all points $i$ in $\vec{I}$, of the set of values written at iteration $i$. Thus, in Eq. (6), one can replace $\bigcup F$ by $\bigcup F$. Also, even if $F \ni \text{Read}(\vec{I})$ may not be pointwise, any element read but not written in $\vec{I}$ is live-in for $\vec{I}$, thus $\text{In}(\vec{I}) \cup \text{Write}(\vec{I}) = \text{Read}(\vec{I}) \cup \text{Write}(\vec{I})$. As the function $\text{Read} \cup \text{Write}$ is pointwise, $\bigcup F$ can be safely replaced by $\bigcup F$ in Eq. (5) too.

This concludes the proof for the exact case.

### 3.2 The case of approximations

There are at least four reasons why approximations of the various sets $\text{In}$, $\text{Out}$, $\text{Load}$, $\text{Store}$ may be used:

- The execution of $S$ at iteration $i$ is not sure, e.g., when it depends on a non-analyzable $\mathcal{I}$ condition.
- The access functions are not fully analyzable.
- The $\text{In}$/$\text{Out}$ sets are approximated on purpose (e.g., they are restricted to polyhedra or hyper-rectangles).
- The $\text{Load}$/Store sets are approximated to make them simpler, or to get transfer sets of some special form.

In the first two cases, the approximation is pointwise, so the Read/Write functions remain pointwise. In the last two cases, it is more likely that the function $\text{In} \cup \text{Out}$ is not pointwise anymore. We now address these two situations. We first recall the principles stated in [3] to handle approximations, assuming that the sets $\text{In}$, $\text{Out}$, and $\text{Out}$ are given such that $\text{In}(\vec{I}) \subseteq \text{In}(\vec{I})$ and $\text{Out}(\vec{I}) \subseteq \text{Out}(\vec{I})$.

#### 3.2.1 Non-parametric case

The first step is to define the Store sets, as exactly as possible from the $\text{Out}$ sets, i.e., data possibly written:

- $\text{Store}(\vec{I}) = \text{Liveout} \cap (\text{Out}(\vec{I}) \setminus \text{Out}(\vec{I}) \supseteq \vec{I})$  

(7)

Then, any over-approximation $\text{Store}(\vec{I})$ of $\text{Store}(\vec{I})$ can be used. Eq. (7) means that an element considered live-out of the tile strip and possibly defined is always stored to external memory, in case it is written at runtime. As some elements which are stored may not be actually defined during the execution, they are added to the set of input elements so that their initial values are stored back instead of garbage:

- $\text{In}(\vec{I}) = \text{In}(\vec{I}) \cup (\text{Store}(\vec{I}) \setminus \text{Out}(\vec{I}))$  

(8)

The Load sets are then defined as, exactly as possible, from the approximated $\text{In}$, $\text{Out}$, and $\text{Out}$ sets. Following [3][Thm. 3], approximated loads are valid if for any tile $\vec{I}$:

- $\text{In}(\vec{I}) = \text{In}(\vec{I}) \setminus \text{Out}(\vec{I}) \subseteq \text{Load}(\vec{I}) \supseteq \vec{I}$  

(9)

- $\text{Out}(\vec{I}) \subseteq \text{Load}(\vec{I}) \cap \text{Load}(\vec{I}) = \emptyset$.  

(10)

The first condition means that all data possibly read from outside of the tile strip - the remote accesses $\text{Ra}(\vec{I})$ - have to be loaded earlier. The second condition means that data possibly defined earlier in the tile strip should not be loaded, as this could overwrite some valid data. The following equation gives a non-recursive definition of $\text{Load}(\vec{I})$, simpler than the formula given in [3][Thm. 6] (although equivalent):

- $\text{Ra}(\vec{I}) \cap (\text{In}(\vec{I}) \cup \text{Out}(\vec{I}) \setminus \text{Out}(\vec{I}) \supseteq \vec{I}))$  

(11)

where $\text{Ra}(\vec{I})$ denotes the set of all remote accesses for the tile strip, i.e., the union of all $\text{Ra}(\vec{I})$, as defined in Eq. (9), where $\vec{I}$ and $\vec{I}$ belong to the same tiling. Prop. 4 proves that the formula of Eq. (11) defines the loads as expected.

**Property 4.** The function $\vec{I} \mapsto \text{Load}(\vec{I})$ of Eq. (11) defines valid loads, “exact” w.r.t. the $\text{Ra}$, $\text{Out}$, and $\text{Out}$ sets (no useless or redundant loads), and done as late as possible.

In the next proof and later, we write $\Delta F$ the function defined from a function $F$ by $\Delta F(\vec{I}) = F(\vec{I}) \setminus F(\vec{I} \supseteq \vec{I})$. By induction, for all $\vec{I}$, $\Delta F(\vec{I}) = F(\vec{I} \supseteq \vec{I})$ (but the first one is a disjoint union) and, similarly, $\Delta F(\vec{I} \supseteq \vec{I}) = F(\vec{I} \supseteq \vec{I})$. This implies the recursive relation $\Delta F(\vec{I}) = F(\vec{I}) \setminus F(\vec{I} \supseteq \vec{I})$. Also, $\Delta F(\vec{I}) = F(\vec{I} \supseteq \vec{I}) \setminus F(\vec{I} \supseteq \vec{I})$.

**Proof.** We now prove Property 4. We first prove that the loads are valid. Eq. (10) is satisfied since $\text{Out}(\vec{I} \supseteq \vec{I})$ is subtracted in Eq. (11). By defining $F = \text{In} \cup \text{Out}$, we get $\text{Load}(\vec{I}) = \text{Ra}(\vec{I}) \cap \Delta F(\vec{I})$ for all $\vec{I}$ aligned with $\vec{I}$, thus $\text{Load}(\vec{I} \supseteq \vec{I}) = \text{Ra}(\vec{I}) \cap \Delta F(\vec{I} \supseteq \vec{I})$.

As $\text{Ra}(\vec{I}) \subseteq \text{Ra}(\vec{I}) \cap \Delta F(\vec{I} \supseteq \vec{I}) \subseteq \text{Ra}(\vec{I}) \cap \Delta F(\vec{I} \supseteq \vec{I})$, thus $\text{Ra}(\vec{I})$ is satisfied too. Note that the intersection with $\text{Ra}(\vec{I})$ is not needed for correctness but it makes sure there are no useless loads. Also, $\text{Load}(\vec{J}) = \text{Ra}(\vec{J}) \cap (F(\vec{J}) \setminus \text{Load}(\vec{J} \supseteq \vec{I}))$, thus there are no redundant loads. Finally, if $y \in \text{Load}(\vec{J})$, either $y \in \text{In}(\vec{J})$ and $y$ must be loaded before $\vec{J}$ as it may be read in $\vec{J}$, or $y \in \text{Out}(\vec{I})$ and it cannot be loaded later or it will overwrite the value possibly written in $\vec{J}$. Loads are thus done as late as possible.

The mechanism implicit in Eq. (11) is finally simple: unlike for the exact case, a remote access considered as live-in for $\vec{I}$ (i.e., in $\text{In}(\vec{I})$) cannot be loaded just before $\vec{I}$ if it may be written earlier (i.e., in $\text{Out}(\vec{I} \supseteq \vec{I})$). Otherwise, the load will erase the right value if, at runtime, it is actually written earlier. Instead, the trick is to load the element before the first tile $\vec{I}$ that may write it. This way, either the value is defined locally and the read in $\vec{I}$ gets this value, or it is not and the read gets the original value. Then any over-approximation $\text{Load}(\vec{I})$ of this “exact” $\text{Load}(\vec{I})$ can be used (even if it may generate some useless loads) as long as it still satisfies $\text{Load}(\vec{I}) \cap \text{Out}(\vec{I} \supseteq \vec{I}) = \emptyset$.

#### 3.2.2 Parametric case

Now, the goal is to reformulate Eq. (11) so that it can be computed with $\vec{I}$ as parameter. The situation is much more complex than for the exact case (Section 3.1) but, nevertheless, all situations can be handled thanks to an extensive use of the concept of pointwise function.

We first consider the case where the accesses of each iteration $i$ are approximated with $\text{write}(i) \subseteq \text{write}(i) \subseteq \text{write}(i)$ and $\text{read}(i) \subseteq \text{read}(i)$, with the corresponding pointwise functions $\text{Write}$, $\text{Write}$, and $\text{Read}$. If $\text{In}$, $\text{Out}$, then Store are directly derived from $\text{Write}$ and $\text{Read}$, then, as for the exact case, $\text{Out} \cap \text{In} \cup \text{Out}$ are pointwise too. Thus, a parametric $\text{Store}(\vec{I})$ can be computed with Eq. (7) with $\bigcup F$ instead of $\bigcup F$. The same is true for the central part of $\text{Load}(\vec{I})$ in Eq. (11) with $\bigcup F$ instead of $\bigcup F$. It remains to compute $\text{Ra}(\vec{I})$ from $\text{Ra}(\vec{I}) = \text{Ra}(\vec{I}) \cap \text{Out}(\vec{I} \supseteq \vec{I})$, as the tiles in $L$ cover the whole iteration space, $\text{Ra}(\vec{I})$ is the set of all data that are maybe read (or written for stores) and possibly not written before (i.e., live-in for the tile strip), for the schedule induced by the tiling aligned with $\vec{I}$. But if the mapping $\theta$ selected for tiling was considered legal with the same pointwise approximation of reads and writes, then anti, flow, and output dependences are preserved for any shifted tiling, thus $\text{Ra}(\vec{I})$ does not depend on $\vec{I}$ and is even equal to the live-in data for the tile strip when considering the original order of the code. Thus, it can be easily computed, independently on $\vec{I}$.
The previous approach can be used when Load/Store sets are computed “exactly” but from a pointwise approximation of accesses. We now consider the general case where, in addition to this pointwise approximation, even the sets Out, In, Store, and Load can be over-approximated further, for whatever reason. For example, Store(\(I\)) can contain data that are not even in Out or In, and thus not remote in the strict sense. However, transfers still need to be correct. We first consider how to handle Out in Eq. (7) and In \(\cup\) Out in Eq. (11), which, a priori, have no reason to be pointwise. We deal with the computation or approximation of \(\text{Ra}_f\).

The key point is that loading earlier and storing later always keeps correctness. As exploited for Prop. 4, Load(\(I\)) has the form \(\text{Ra}_f \cap \Delta F\) with \(\Delta F(\(I\)) = F(\(I\)) \cap f(\(I\) \(\subseteq I\)), thus \(\Delta F(\(I\) \(\subseteq I\)) = F(\(I\) \(\subseteq I\)). If we define \(\Delta F\) pointwise such that \(F \subseteq \Delta F\), then \(\Delta F(\(I\) \(\subseteq I\)) \subseteq \Delta F(\(I\) \(\subseteq I\)), i.e., possibly more data are loaded (and no load occurs later), thus the first validity condition of Eq. (9) is satisfied with \(\text{Ra}_f \cap \Delta F\). The same is true for Store(\(I\)) with \(\subseteq I\), i.e., possibly more data are stored but no store occurs earlier. Finally, Eq. (10) is satisfied too as Out(\(I\) \(\subseteq I\)) \(\subseteq F(\(I\) \(\subseteq I\)) \subseteq \Delta F(\(I\) \(\subseteq I\)), which is subtracted in \(\Delta F\). Thus, such an over-approximation mechanism is always valid.

We now show how to build such a function \(\Delta F\) with an additional property that means that loads in \(\Delta F\) that correspond to “pointwise loads” are still loaded for the same tile with \(\Delta F\), i.e., not earlier. Indeed, the goal is to try to avoid the naive solution where all data are loaded (resp. stored) before (resp. after) the whole computation of the tile strip.

**Property 5.** Let \(C\) be the set of all tiles of size \(\bar{s}\) in \(\mathbb{Z}^n\), and \(F : C \rightarrow \mathcal{P}(B)\). Let \(F\) defined by \(F(\(I\)) = \cup_{J \subseteq I} F(J)\), where \(\bar{s} \subseteq I\) means that \(I\) belongs to the tile with origin \(\bar{s}\). Then \(F \subseteq \Delta F\) and \(F\) is pointwise. Moreover, if \(y\) is such that \(\forall I, y \in F(\(I\)) \Rightarrow y \in F(\(I\))(F is defined in Prop. 2), then \(\forall I, y \in \Delta F(\(I\)) \Rightarrow y \in \Delta F(\(I\)), i.e., over-approximating \(F\) by \(\Delta F\) does not load “pointwise” elements earlier.

**Proof.** Depending on the context, we use \(\bar{s}\) to represent a point in \(\mathbb{Z}^n\) but also the tile with origin \(\bar{s}\). Of course \(F \subseteq \Delta F\) since \(\bar{s} \subseteq I\). Now, let \(f : \mathbb{Z}^n \rightarrow \mathcal{P}(B)\) with \(f(\(J\)) = F(\(J\) \(\bar{s} + \bar{s})\)). Then \(\forall I, y \in F(\(I\)) \Rightarrow y \in F(\(I\))(F is defined in Prop. 2), then \(\forall I, y \in \Delta F(\(I\)) \Rightarrow y \in \Delta F(\(I\)), i.e., \(\Delta F\) is pointwise.

Now, suppose that \(\forall I, y \in F(\(I\)) \Rightarrow y \in F(\(I\)) for some \(J\) \(\subseteq I\) and \(\bar{s} \subseteq I\). Then \(\forall \bar{s} \subseteq I, y \in F(\(I\)) \Rightarrow y \in F(\(I\)) means that \(\forall \bar{s} \subseteq I, y \in F(\(I\)) \Rightarrow y \in F(\(I\)). Since \(F \subseteq \Delta F\) and since the union of tiles \(\cup_{\bar{s} \subseteq I} \cup J \subseteq I\) spans the same set of points as the union of tiles \(\cup_{\bar{s} \subseteq I} \bar{s}\), this shows that \(\forall \bar{s} \subseteq I, y \in F(\(I\)) \Rightarrow y \in F(\(I\)). Remember that for any function \(G, \Delta G(\(I\)) = G(\(I\)) \cap f(\(I\))\). Thus if \(y \in \Delta F(\(I\)) \Rightarrow y \in F(\(I\)) \cap f(\(I\))\), which implies \(y \in F(\(I\)) \cap f(\(I\))\) (as we just showed) and \(y \notin F(\(I\))\) (because \(F \subseteq \Delta F\)). Thus \(y \notin \Delta F(\(I\)).

The same technique can be used for Store(\(I\)) but with an expression as \(F(\(I\)) = \cup_{J \subseteq I} F(\(I\)). It remains to see what to do with the set \(\text{Ra}_f\). We can compute, with \(\bar{s}\) as parameter, \(\text{Ra}_f(\(I\)) = \text{Ra}_f(\(I\)) \cap \text{Out}(\(I\)) \cap \Delta F(\(I\))\) thus replacing \(\subseteq\) by \(\triangleleft\). We get a priori a smaller set, which could be problematic because of the intersection in Eq. (11). However, it is still correct and actually, even more precise. Indeed, as Out is exact, \(\text{Ra}_f(\(I\)) \cap \text{Out}(\(I\) \(\subseteq I\)) = \text{Ra}_f(\(I\)) \cap \text{Out}(\(I\) \(\subseteq I\)) and what is actually important in Eq. (9) is that this set is indeed loaded. Thus, it is enough to consider \(\text{Ra}_f(\(I\)) = \text{Ra}_f(\(I\)) \cap \text{Out}(\(I\)) \cap \Delta F(\(I\))\) in Eq. (9) as it is a superset. Finally, to compute \(\text{Ra}_f = \cup_{\bar{s}, \bar{s} \subseteq I, \bar{s} \subseteq I} \text{Ra}_f(\(I\))\), we just drop the constraint on the lattice \(L\). If \(\text{Ra}_f\) is not pointwise, we get a possibly larger set: this is suboptimal, but correct.

This completes the theory for parametric tiling with inter-tile reuse and approximations. In practice, it needs to be adapted to each approximation scheme. A possible approximation consists in removing in all intermediate computations such as Out, Store, In, S, all existential variables (projection) and to manipulate only integer points in polyhedra. Another possibility is to rely on array region analysis techniques [8]. This is left for future work.

### 4. DOWN TO LOCAL MEMORY SIZES

The interest of computing the Load/Store sets in a parametric fashion is that, now, the size of the resulting local memory (as bounding box with modulo) can also be computed in a parametric fashion. This is almost mandatory in a context such as the one described in [3], for high-level synthesis (HLS) from C to FPGA. Indeed, some manual (though systematic) changes must be done to the tiled code so that it is accepted by the HLS tool. Doing these changes for all interesting tile sizes is not reasonable. Now, with this parametric inter-tile reuse, combined with parametric code generation [20], and buffer sizing [1], one should be able to have a fully automatic scheme, with parametric tile sizes. This also makes the design and use of analytical cost models possible, in particular to explore hierarchical tiling, which impacts the local memory size.

For buffer sizing, we also extended the approach of [1], which requires lifetime information of array elements to be able to compute memory mappings with memory reuse, to the case where \(\bar{s}\) is a parameter, and for partial orders of computations, for example those expressing pipeline executions. As for inter-tile reuse, we take into account all tiles, not just those aligned with respect to a given lattice. Again, one can make sure that no rough approximation is performed that would result in an over-estimated memory size. These results are out of the scope of this paper. We only report here some examples, for two schedules, as an illustration. The first one performs all computations in sequence: tiles are serialized and each performs its loads, then its computations, then its stores before a new tile is computed. The second one is a double-buffering-style schedule on each tile strip defined as follows: if \(\bar{I}_1, \bar{I}_2, \bar{I}_3\) are three successive tiles for \(\bar{s}\), transfers are fully serialized as Load(\(\bar{I}_2\)) \(\rightarrow\) Store(\(\bar{I}_1\)) \(\rightarrow\) Load(\(\bar{I}_2\)) \(\rightarrow\) Store(\(\bar{I}_2\)) \(\ldots\) in addition to the fact that tile computations are done sequentially following \(\subseteq\), and each tile \(I\) of course loads its set Load(\(\bar{I}\)), then computes, then stores its set Store(\(\bar{I}\)).

**Example (cont’d).** Remember the jacobi_1d_imper code. It has two parameters \(N\) and \(M\) that define the loop bounds. With the proposed tiling, there are also two tile size parameters \(s_1\) and \(s_2\). There could be a fifth parameter to specify
each tile strip, but we chose to derive mappings valid for all tile strips (the same for all examples hereafter). After Load/Store analysis, followed by memory folding with modi-

usions, we get (after simplification) the following sizes for $A$ and $B$, for the sequential schedule:

- $\text{size}(B) = \min(N - 2, 2M + s_2 - 1, 2s_1 + s_2 - 1)$
- $\text{size}(A) = \min(N, 2M + s_2, 2s_1 + s_2)$.

and, with the pipeline schedule:

- $\text{size}(B) = \min(N - 2, 2M + 2s_2 - 2, 2s_1 + 2s_2 - 2)$
- $\text{size}(A) = \min(N, 2M + 2s_2, 2s_1 + 2s_2)$.

These expressions are actually expressed as disjunctions, each term that contributes to the minimum being specified by conditions on parameters. One can also of course easily retrieve (this time in a parametric fashion) the expression of the memory size for the product of 2 polynomials of $[3]$. □

We are working on a fully-automated implementation of the described algorithm with isl. For the moment, we manually adapted an iscc script for each PolyBench [18] example. The results are given in Table 1. The transformations $\theta$ were given by the isl scheduler, which gives results similar to those of Pluto [17]. We tiled the largest consecutive tilable dimensions (underlined in Table 1) for which dependences are nonnegative. Some examples were omitted, either because the schedule provided by isl did not exhibit any “tileability” – at least without preliminary transformations such as array expansion – or simply because they had too many instructions or variables to fit in the table. Moreover, for each example, parameters were restricted so that the domain contains at least one strip with at least two consecutive full tiles, and tile sizes are at least 2 (to avoid many special cases that, again, would not fit in the table).

The results shown in the table are the array sizes after memory folding. We computed a memory allocation compatible for all tile strips, depending on the parameters of the program and the counters of the loops surrounding the tiled loops. Another choice could have been to compute a memory allocation depending on the strip, potentially saving space for boundary strips. The memory size was computed for both sequential and pipelined (double buffering) execution with inter-tile data reuse. We are still working on the approximations, not provided in the table, as well as on techniques to speed-up and simplify the expressions that are obtained, i.e., both the expressions of intermediate sets such as $\mathbb{N}^m$ and the final ones such as Load and memory sizes.

Double buffering, as expected, usually doubles the local memory size in terms of the innermost tile size. Some arrays require almost all data to be live during a strip, and thus cause the whole array to be stored in local memory (e.g., $x$ in trisolv). Furthermore, modulo allocation has limitations. It is really apparent on floyd_warshall where memory conflicts are spread in such a way that only a modulo bigger than $k + 1$ and $n - k$ on both dimensions is valid. Thus, while the number of conflicting memory addresses is proportional to the tile area, the allocation is not. A tighter memory allocation could be obtained with a piecewise modulo allocation scheme, allocating accesses to $\text{path}[i, k]$ and $\text{path}[k, j]$ differently from the accesses to $\text{path}[i, j]$.

5. CONCLUSION

In this work, we provided the first parametric solution for generating the memory transfers needed when a kernel is off-loaded to a distant accelerator, tile by tile after loop tiling, and when all intermediate results are stored locally on the accelerator. For such computations, there is a complete decoupling between loads and stores, and when a value has been defined in a previous tile, it has to be loaded from the local memory and not from the distant memory as this memory is not yet up-to-date. In other words, inter-tile reuse is mandatory. This also saves external communications.

Our solution is parametric in the sense that we derive the set of loads and stores from and to the distant memory with the tile sizes as parameters. Although the direct formulation is quadratic, we can still solve it in an affine way by developing techniques that consider, in the analysis, all (unaligned) possible tiles obtained by translation and not just those that belong to a tiling (partitioning) of the iteration space. We were able to use a similar technique to also parameterize the computations of local memory sizes, thanks to parametric lifetime analysis and folding with modi-

Double buffering, as expected, usually doubles the local memory size in terms of the innermost tile size. Some arrays require almost all data to be live during a strip, and thus cause the whole array to be stored in local memory (e.g., $x$ in trisolv). Furthermore, modulo allocation has limitations. It is really apparent on floyd_warshall where memory conflicts are spread in such a way that only a modulo bigger than $k + 1$ and $n - k$ on both dimensions is valid. Thus, while the number of conflicting memory addresses is proportional to the tile area, the allocation is not. A tighter memory allocation could be obtained with a piecewise modulo allocation scheme, allocating accesses to $\text{path}[i, k]$ and $\text{path}[k, j]$ differently from the accesses to $\text{path}[i, j]$.

Acknowledgements

We would like to thank Sven Verdoolaege for his help in using isl and iscc as well as for his suggestion that set differences and relations could solve the non-parametric problem as efficiently as linear programming optimizations as in [3].

6. REFERENCES


<table>
<thead>
<tr>
<th>Sample</th>
<th>Schedule</th>
<th>Stencils</th>
<th>Medley</th>
<th>Linear algebra solvers</th>
<th>Linear algebra kernels</th>
</tr>
</thead>
<tbody>
<tr>
<td>fdtl-2d</td>
<td>$S_0((i,j)) \rightarrow (i, i + j, 0)$</td>
<td>$S_0((i,j)) \rightarrow (i, i + j, 1)$</td>
<td>$S_0((i,j)) \rightarrow (i, i + j, 2)$</td>
<td>$S_0((i,j)) \rightarrow (i, i, j + 0)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, k) \rightarrow (i, j, k, 1)$</td>
</tr>
<tr>
<td>jacobi-1d-imper</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_1((i,j)) \rightarrow (i, j, 1)$</td>
<td>$S_2((i,j)) \rightarrow (i, j, 2)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, k) \rightarrow (i, j, k + 0)$</td>
</tr>
<tr>
<td>jacobi-2d-imper</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_1((i,j)) \rightarrow (i, j, 1)$</td>
<td>$S_2((i,j)) \rightarrow (i, j, 2)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, k) \rightarrow (i, j, k + 0)$</td>
</tr>
<tr>
<td>seidel-2d</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_1((i,j)) \rightarrow (i, j, 1)$</td>
<td>$S_2((i,j)) \rightarrow (i, j, 2)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, 0)$</td>
<td>$S_0((i,j)) \rightarrow (i, j, k) \rightarrow (i, j, k + 0)$</td>
</tr>
</tbody>
</table>

**Table 1: Examples**


