

# COMPILER/RUN-TIME FRAMEWORK FOR DYNAMIC DATA-FLOW PARALLELIZATION OF TILED PROGRAMS


HIPEAC'15: 10TH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS

## PROBLEM

- Over-synchronization: fixed or problem size and transformation dependant
- Trade-off between locality and parallelism
- Poor load balance (e.g. wavefront technique)
- Extracting coarse-grained parallelism could:
  - Augment code complexity (long codes, hard to vectorize)
  - Impact negatively the intra-tile performance (e.g. deeply nested modulo conditions)
  - Outer parallel loops could still be deeply nested

```
for (i = 1; i < N - 1; i++)
  for (j = 1; j < N - 1; j++)
  S1: B[i][j] = (A[i][j] + A[i][j-1] +
             A[i+1][j] + A[i+1][j-1] +
             A[i-1][j] + A[i-1][j-1] +
             A[i-1][j+1] + A[i+1][j-1] +
             A[i+1][j+1])/8.0;

for (i = 1; i < N-2; i++)
  for (j = 2; j < N-1; j++)
  S2: A[i][j] = abs(B[i][j]-B[i+1][j-1]) +
             abs(B[i+1][j] - B[i][j-1]);
```




## ENABLING DATA-FLOW PARALLELISM

**Definition 2 (Dependence Signature)** The dependence signature  $SIG^S$  of a domain  $I_{tile}^S$  is composed of two sets: the IN set and the OUT set. For each dependence relation  $k$ ,  $k$  is put in IN (resp. OUT) iff  $\mathcal{D}^{T \rightarrow S}$  (resp.  $\mathcal{D}^{S \rightarrow T}$ ) has at least one destination (resp. source) in  $I_{tile}^S$ .

$$SIG^S = \{IN^S, OUT^S\}, \quad IN^S = \{k : Ran(\mathcal{D}_{tile}^{k:T \rightarrow S}) \cap I_{tile}^S \neq \emptyset\},$$

$$OUT^S = \{k : Dom(\mathcal{D}_{tile}^{k:S \rightarrow T}) \cap I_{tile}^S \neq \emptyset\}$$



## CONTRIBUTIONS

- Novel technique for removing barriers:
  - Operate on the tiled space (used to coarsen) before code generation stage
  - Partitioning: produces (tiled) domains with unique dependence signature
- Two barrier removal flavors:
  - Inter-band
  - Intra-band (aka. dynamic wavefront)
- Analyses to statically prune dependences: alleviates runtime burden
- Specific code generation step
  - Keep separated the partitions
  - Compute stream sizes
  - Generate stream declarations
  - Pragmatization (clause generation from dependence signature)

## EXAMPLE

```
int band_stream_tile_size = (floor((15 + ni)/16));
int band_stream_tile[band_stream_tile_size] __attribute__((stream));
int read_window[W];
int write_window[W];

for (int ii = 0; ii <= floord(ni - 1, 16); ii += 1)
  #pragma omp task output(band_stream_tile[ii] << write_window[W])
  for (int jj = 0; jj <= floord(nj - 1, 16); jj += 1)
    for (int i = 16 * ii; i <= min(ni - 1, 16 * ii + 15); i++)
      for (int j = 16 * jj; j <= min(nj - 1, 16 * jj + 15); j++)
        C[i][j] *= beta;

for (int ii = 0; ii <= floord(ni - 1, 16); ii++)
  #pragma omp task input(band_stream_tile[ii] >> read_window[W])
  for (int jj = 0; jj <= floord(nj - 1, 16); jj++)
    for (int kk = 0; kk <= floord(nk - 1, 16); kk++)
      for (int i = 16 * ii; i <= min(ni - 1, 16 * ii + 15); i++)
        for (int j = 16 * jj; j <= min(nj - 1, 16 * jj + 15); j++)
          for (int k = 16 * kk; k <= min(nk - 1, 16 * kk + 15); k++)
            C[i][j] += ((alpha * A[i][k]) * B[k][j]);
```

Tiled DGEMM parallelized with OpenStream

```
for (int tt = 1; tt < (tsteps-1) / 16; tt++)
  for (int ii = 2*tt+2; ii <= 2*tt + (n-3) / 16; ii++)
    #pragma omp task \
      input(\
        stream_tile[(tt) * 5_1_3 + ii] >> token1_1, \
        stream_tile[(tt) * 5_1_3 + ii] >> token2_1 \
      ) \
      output(\
        stream_tile[(tt+1) * 5_1_3 + ii] << token1_2, \
        stream_tile[(tt+1) * 5_1_3 + ii+1] << token2_2 \
      )
    for (int jj=ii; jj <= ii+(n-3)/16+1; jj++)
      for (int t=max(16*tt,-n+8*jj+2); t <= 16*tt+15; t++)
        for (int i=max(16*ii,-n+16*jj+2); i <= min(min(16*ii+15,16*jj+14),n+2*t-1); i++)
          for (int j=max(i+1,16*jj); j <= min(16*jj+15,n+i-2); j++) {
            if (n+2*t >= i+2)
              B[-2*t+i][-i+j] = 0.2 * ( A[-2*t+i][-i+j] +
                A[-2*t+i][-i+j-1] + A[-2*t+i][-i+j+1] +
                A[-2*t+i+1][-i+j] + A[-2*t+i-1][-i+j] );
              A[-2*t+i-1][-i+j] = B[-2*t+i-1][-i+j];
          }
```


Indexing Tile Coordinates

Partition Dependence Signature

Task Body

Tiled and partitioned Jacobi-2d - steady state partition

## HIGH-LEVEL FLOW




## INTER-BAND PARALLELISM


**Definition 1 (Inter-band parallelism)** Given two distinct bands A and B. Barrier-less inter-band parallelism is exploitable if:

- there exists at least one point in band B that does not depend on all the points of band A
- Neither band A nor band B have dependence cycles


```
for (i=0; i<1; i++) // <- Band 1
  for (j=0; j<m; j++)
    for (k=0; k<q; k++)
      S1: A[i][j] += B[i][k] * C[k][j];
for (i=0; i<m; i++) // <- Band 2
  for (j=0; j<n; j++)
    for (k=0; k<p; k++)
      S2: D[i][j] += E[i][k] * F[k][j];
for (i=0; i<1; i++) // <- Band 3
  for (j=0; j<n; j++)
    for (k=0; k<m; k++)
      S3: G[i][j] += A[i][k] * D[k][j];
```




## RESULTS



AMD Opteron 6274 (2.2 GHz, 16 cores, 16 KB L1, 8 x 2 MB L2, 6 MB L3, 32 GB RAM)



Intel Xeon E5-2650 v2 (2.6 GHz, 8 cores, 32 KB L1, 256 KB L2, 20 MB L3, 16 GB RAM)



Dynamic Wavefront vs Diamond Tiling: AMD Opteron 6274 (left) and Intel Xeon E5-2650 v2 (right)

## REFERENCES

[1] Pop, Antoniu and Cohen, Albert. OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs. In ACM Transactions on Architecture and Code Optimization (TACO), volume 9, 2013

[2] Verdoolaege, Sven and Carlos Juega, Juan and Cohen, Albert and Ignacio Gómez, José and Tenllado, Christian and Catthoor, Francky. Polyhedral Parallel Code Generation for CUDA. In ACM Transactions on Architecture and Code Optimization (TACO), volume 9, 2013

## AUTHORS

MARTIN KONG<sup>1</sup>, ANTONIU POP<sup>2</sup>, R.GOVINDARAJAN<sup>3</sup>, LOUIS-NOËL POUCHET<sup>1</sup>, ALBERT COHEN<sup>4</sup>, P. SADAYAPPAN<sup>1</sup>  
<sup>1</sup> THE OHIO STATE UNIVERSITY, <sup>2</sup> THE UNIVERSITY OF MANCHESTER, <sup>3</sup> INDIAN INSTITUTE OF SCIENCE, <sup>4</sup> INRIA

